 interfisch
|
7deb5b6e60
|
design finished
|
2023-10-11 18:18:22 +02:00 |
|
interfisch
|
623a4e731e
|
some routing done
|
2023-09-27 21:50:46 +02:00 |
|
interfisch
|
c1813fff5f
|
rough placement of components
|
2023-09-27 20:29:57 +02:00 |
|
interfisch
|
be9d6091d1
|
add image array code generator
|
2023-09-20 19:53:32 +02:00 |
|
interfisch
|
f2aef6201a
|
add fuse footprints
|
2023-09-20 19:52:40 +02:00 |
|
interfisch
|
30aaf4e912
|
add separate fuses
|
2023-09-20 19:43:12 +02:00 |
|
interfisch
|
8cffbdea92
|
add test images and try slower timings for better reliability
|
2023-09-20 19:22:59 +02:00 |
|
interfisch
|
17f0de5f77
|
sinus wave test
|
2023-02-13 19:58:45 +01:00 |
|
interfisch
|
aee0352422
|
add third panel
|
2023-02-13 19:05:24 +01:00 |
|
interfisch
|
940d3c18cc
|
fix orderarray initialization ascending
|
2023-02-13 19:02:11 +01:00 |
|
interfisch
|
5f2beca1d0
|
add update order array
|
2023-02-11 18:51:33 +01:00 |
|
interfisch
|
a9711fd46d
|
optimize updatebycolumn function to only flip necessary dots
|
2023-02-11 18:26:52 +01:00 |
|
interfisch
|
9ff297bd6c
|
add return enum for update function
|
2023-02-11 17:31:49 +01:00 |
|
interfisch
|
5b344a6b4e
|
remove row sr update when clearing
|
2023-02-11 17:18:50 +01:00 |
|
interfisch
|
fa29d3af04
|
remove old code folder
|
2023-02-11 14:42:44 +01:00 |
|
interfisch
|
1dd9dc33f1
|
add timing diagrams
|
2023-02-11 14:41:55 +01:00 |
|
interfisch
|
6c15882b6e
|
rename pin defined to match schematic
|
2023-02-11 12:17:47 +01:00 |
|
interfisch
|
880a558951
|
add random fill function
|
2023-02-08 21:29:10 +01:00 |
|
interfisch
|
3bb37dc83f
|
implement basic update by column function
|
2023-02-08 21:00:15 +01:00 |
|
interfisch
|
aa14022188
|
update reset wiring
|
2023-02-08 20:59:27 +01:00 |
|
interfisch
|
8b5ff04fa5
|
create wrapper class for image functions
|
2023-02-08 20:17:58 +01:00 |
|
interfisch
|
b8d34ebd54
|
add use of annax board shift register reset input
|
2023-02-08 19:37:12 +01:00 |
|
interfisch
|
72cfa9aa64
|
connect two modules
|
2023-02-07 18:37:23 +01:00 |
|
interfisch
|
f0dda73441
|
improve schematic for higher flipdot voltage
|
2023-02-07 17:52:06 +01:00 |
|
interfisch
|
fdd014012f
|
move flipdot control code to class
|
2023-02-07 17:51:02 +01:00 |
|
interfisch
|
1aef191b21
|
assign footprints
|
2023-02-04 01:03:47 +01:00 |
|
interfisch
|
975a001790
|
add todo comments
|
2023-02-04 00:49:27 +01:00 |
|
interfisch
|
0d2101549b
|
draw current state of row driver board
|
2023-02-04 00:19:25 +01:00 |
|
interfisch
|
1350822ffe
|
move flipdot functions into class
|
2023-01-31 22:50:25 +01:00 |
|
interfisch
|
7a5d35f3e1
|
clean up code
|
2023-01-31 21:50:48 +01:00 |
|
interfisch
|
387a02b37d
|
fix row flipping
|
2023-01-31 21:28:49 +01:00 |
|
interfisch
|
f916bafb84
|
working clearing individual columns, problem with setting individual dots
|
2023-01-25 00:18:15 +01:00 |
|
interfisch
|
0438b4094a
|
working single column clear
|
2023-01-24 23:46:52 +01:00 |
|
interfisch
|
d41228113d
|
first success controlling the driver board with esp32
|
2023-01-22 22:47:03 +01:00 |
|
interfisch
|
8a7a669260
|
schematic fixed on data input
|
2023-01-22 22:44:46 +01:00 |
|
interfisch
|
811bde32a0
|
start own controller implementation
|
2021-09-21 07:58:25 +02:00 |
|
interfisch
|
c801340243
|
draw timing diagrams from platformio code
|
2020-02-14 00:02:50 +01:00 |
|
interfisch
|
f7f963167c
|
fix missing gnd flag
|
2020-02-01 01:04:57 +01:00 |
|
interfisch
|
95dc7ab998
|
reorganize and fix clock pin
|
2020-01-26 22:57:09 +01:00 |
|
interfisch
|
1d6ba6bc48
|
cleanup wiring
|
2020-01-26 21:48:41 +01:00 |
|
interfisch
|
b0ed73e53c
|
fix missing connections usr
|
2020-01-26 21:39:10 +01:00 |
|
interfisch
|
628b477314
|
connect remaining hexinverters
|
2020-01-26 21:34:20 +01:00 |
|
interfisch
|
1affca3918
|
draw transistor array connections
|
2020-01-26 20:57:21 +01:00 |
|
interfisch
|
f5d0e78f91
|
further schmematic drawing
|
2020-01-25 00:20:12 +01:00 |
|
interfisch
|
8e7383c285
|
first few wires of reverse engineering the control pcb
|
2020-01-18 23:16:07 +01:00 |