907 lines
32 KiB
C
907 lines
32 KiB
C
/**
|
|
******************************************************************************
|
|
* @file stm32f1xx_ll_exti.h
|
|
* @author MCD Application Team
|
|
* @version V1.1.1
|
|
* @date 12-May-2017
|
|
* @brief Header file of EXTI LL module.
|
|
******************************************************************************
|
|
* @attention
|
|
*
|
|
* <h2><center>© COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without modification,
|
|
* are permitted provided that the following conditions are met:
|
|
* 1. Redistributions of source code must retain the above copyright notice,
|
|
* this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright notice,
|
|
* this list of conditions and the following disclaimer in the documentation
|
|
* and/or other materials provided with the distribution.
|
|
* 3. Neither the name of STMicroelectronics nor the names of its contributors
|
|
* may be used to endorse or promote products derived from this software
|
|
* without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
|
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
|
|
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
|
|
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
|
|
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
******************************************************************************
|
|
*/
|
|
|
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
|
#ifndef __STM32F1xx_LL_EXTI_H
|
|
#define __STM32F1xx_LL_EXTI_H
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
/* Includes ------------------------------------------------------------------*/
|
|
#include "stm32f1xx.h"
|
|
|
|
/** @addtogroup STM32F1xx_LL_Driver
|
|
* @{
|
|
*/
|
|
|
|
#if defined (EXTI)
|
|
|
|
/** @defgroup EXTI_LL EXTI
|
|
* @{
|
|
*/
|
|
|
|
/* Private types -------------------------------------------------------------*/
|
|
/* Private variables ---------------------------------------------------------*/
|
|
/* Private constants ---------------------------------------------------------*/
|
|
/* Private Macros ------------------------------------------------------------*/
|
|
#if defined(USE_FULL_LL_DRIVER)
|
|
/** @defgroup EXTI_LL_Private_Macros EXTI Private Macros
|
|
* @{
|
|
*/
|
|
/**
|
|
* @}
|
|
*/
|
|
#endif /*USE_FULL_LL_DRIVER*/
|
|
/* Exported types ------------------------------------------------------------*/
|
|
#if defined(USE_FULL_LL_DRIVER)
|
|
/** @defgroup EXTI_LL_ES_INIT EXTI Exported Init structure
|
|
* @{
|
|
*/
|
|
typedef struct
|
|
{
|
|
|
|
uint32_t Line_0_31; /*!< Specifies the EXTI lines to be enabled or disabled for Lines in range 0 to 31
|
|
This parameter can be any combination of @ref EXTI_LL_EC_LINE */
|
|
|
|
FunctionalState LineCommand; /*!< Specifies the new state of the selected EXTI lines.
|
|
This parameter can be set either to ENABLE or DISABLE */
|
|
|
|
uint8_t Mode; /*!< Specifies the mode for the EXTI lines.
|
|
This parameter can be a value of @ref EXTI_LL_EC_MODE. */
|
|
|
|
uint8_t Trigger; /*!< Specifies the trigger signal active edge for the EXTI lines.
|
|
This parameter can be a value of @ref EXTI_LL_EC_TRIGGER. */
|
|
} LL_EXTI_InitTypeDef;
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
#endif /*USE_FULL_LL_DRIVER*/
|
|
|
|
/* Exported constants --------------------------------------------------------*/
|
|
/** @defgroup EXTI_LL_Exported_Constants EXTI Exported Constants
|
|
* @{
|
|
*/
|
|
|
|
/** @defgroup EXTI_LL_EC_LINE LINE
|
|
* @{
|
|
*/
|
|
#define LL_EXTI_LINE_0 EXTI_IMR_IM0 /*!< Extended line 0 */
|
|
#define LL_EXTI_LINE_1 EXTI_IMR_IM1 /*!< Extended line 1 */
|
|
#define LL_EXTI_LINE_2 EXTI_IMR_IM2 /*!< Extended line 2 */
|
|
#define LL_EXTI_LINE_3 EXTI_IMR_IM3 /*!< Extended line 3 */
|
|
#define LL_EXTI_LINE_4 EXTI_IMR_IM4 /*!< Extended line 4 */
|
|
#define LL_EXTI_LINE_5 EXTI_IMR_IM5 /*!< Extended line 5 */
|
|
#define LL_EXTI_LINE_6 EXTI_IMR_IM6 /*!< Extended line 6 */
|
|
#define LL_EXTI_LINE_7 EXTI_IMR_IM7 /*!< Extended line 7 */
|
|
#define LL_EXTI_LINE_8 EXTI_IMR_IM8 /*!< Extended line 8 */
|
|
#define LL_EXTI_LINE_9 EXTI_IMR_IM9 /*!< Extended line 9 */
|
|
#define LL_EXTI_LINE_10 EXTI_IMR_IM10 /*!< Extended line 10 */
|
|
#define LL_EXTI_LINE_11 EXTI_IMR_IM11 /*!< Extended line 11 */
|
|
#define LL_EXTI_LINE_12 EXTI_IMR_IM12 /*!< Extended line 12 */
|
|
#define LL_EXTI_LINE_13 EXTI_IMR_IM13 /*!< Extended line 13 */
|
|
#define LL_EXTI_LINE_14 EXTI_IMR_IM14 /*!< Extended line 14 */
|
|
#define LL_EXTI_LINE_15 EXTI_IMR_IM15 /*!< Extended line 15 */
|
|
#if defined(EXTI_IMR_IM16)
|
|
#define LL_EXTI_LINE_16 EXTI_IMR_IM16 /*!< Extended line 16 */
|
|
#endif
|
|
#define LL_EXTI_LINE_17 EXTI_IMR_IM17 /*!< Extended line 17 */
|
|
#if defined(EXTI_IMR_IM18)
|
|
#define LL_EXTI_LINE_18 EXTI_IMR_IM18 /*!< Extended line 18 */
|
|
#endif
|
|
#if defined(EXTI_IMR_IM19)
|
|
#define LL_EXTI_LINE_19 EXTI_IMR_IM19 /*!< Extended line 19 */
|
|
#endif
|
|
#if defined(EXTI_IMR_IM20)
|
|
#define LL_EXTI_LINE_20 EXTI_IMR_IM20 /*!< Extended line 20 */
|
|
#endif
|
|
#if defined(EXTI_IMR_IM21)
|
|
#define LL_EXTI_LINE_21 EXTI_IMR_IM21 /*!< Extended line 21 */
|
|
#endif
|
|
#if defined(EXTI_IMR_IM22)
|
|
#define LL_EXTI_LINE_22 EXTI_IMR_IM22 /*!< Extended line 22 */
|
|
#endif
|
|
#if defined(EXTI_IMR_IM23)
|
|
#define LL_EXTI_LINE_23 EXTI_IMR_IM23 /*!< Extended line 23 */
|
|
#endif
|
|
#if defined(EXTI_IMR_IM24)
|
|
#define LL_EXTI_LINE_24 EXTI_IMR_IM24 /*!< Extended line 24 */
|
|
#endif
|
|
#if defined(EXTI_IMR_IM25)
|
|
#define LL_EXTI_LINE_25 EXTI_IMR_IM25 /*!< Extended line 25 */
|
|
#endif
|
|
#if defined(EXTI_IMR_IM26)
|
|
#define LL_EXTI_LINE_26 EXTI_IMR_IM26 /*!< Extended line 26 */
|
|
#endif
|
|
#if defined(EXTI_IMR_IM27)
|
|
#define LL_EXTI_LINE_27 EXTI_IMR_IM27 /*!< Extended line 27 */
|
|
#endif
|
|
#if defined(EXTI_IMR_IM28)
|
|
#define LL_EXTI_LINE_28 EXTI_IMR_IM28 /*!< Extended line 28 */
|
|
#endif
|
|
#if defined(EXTI_IMR_IM29)
|
|
#define LL_EXTI_LINE_29 EXTI_IMR_IM29 /*!< Extended line 29 */
|
|
#endif
|
|
#if defined(EXTI_IMR_IM30)
|
|
#define LL_EXTI_LINE_30 EXTI_IMR_IM30 /*!< Extended line 30 */
|
|
#endif
|
|
#if defined(EXTI_IMR_IM31)
|
|
#define LL_EXTI_LINE_31 EXTI_IMR_IM31 /*!< Extended line 31 */
|
|
#endif
|
|
#define LL_EXTI_LINE_ALL_0_31 EXTI_IMR_IM /*!< All Extended line not reserved*/
|
|
|
|
|
|
#define LL_EXTI_LINE_ALL (0xFFFFFFFFU) /*!< All Extended line */
|
|
|
|
#if defined(USE_FULL_LL_DRIVER)
|
|
#define LL_EXTI_LINE_NONE (0x00000000U) /*!< None Extended line */
|
|
#endif /*USE_FULL_LL_DRIVER*/
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
#if defined(USE_FULL_LL_DRIVER)
|
|
|
|
/** @defgroup EXTI_LL_EC_MODE Mode
|
|
* @{
|
|
*/
|
|
#define LL_EXTI_MODE_IT ((uint8_t)0x00) /*!< Interrupt Mode */
|
|
#define LL_EXTI_MODE_EVENT ((uint8_t)0x01) /*!< Event Mode */
|
|
#define LL_EXTI_MODE_IT_EVENT ((uint8_t)0x02) /*!< Interrupt & Event Mode */
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/** @defgroup EXTI_LL_EC_TRIGGER Edge Trigger
|
|
* @{
|
|
*/
|
|
#define LL_EXTI_TRIGGER_NONE ((uint8_t)0x00) /*!< No Trigger Mode */
|
|
#define LL_EXTI_TRIGGER_RISING ((uint8_t)0x01) /*!< Trigger Rising Mode */
|
|
#define LL_EXTI_TRIGGER_FALLING ((uint8_t)0x02) /*!< Trigger Falling Mode */
|
|
#define LL_EXTI_TRIGGER_RISING_FALLING ((uint8_t)0x03) /*!< Trigger Rising & Falling Mode */
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
|
|
#endif /*USE_FULL_LL_DRIVER*/
|
|
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/* Exported macro ------------------------------------------------------------*/
|
|
/** @defgroup EXTI_LL_Exported_Macros EXTI Exported Macros
|
|
* @{
|
|
*/
|
|
|
|
/** @defgroup EXTI_LL_EM_WRITE_READ Common Write and read registers Macros
|
|
* @{
|
|
*/
|
|
|
|
/**
|
|
* @brief Write a value in EXTI register
|
|
* @param __REG__ Register to be written
|
|
* @param __VALUE__ Value to be written in the register
|
|
* @retval None
|
|
*/
|
|
#define LL_EXTI_WriteReg(__REG__, __VALUE__) WRITE_REG(EXTI->__REG__, (__VALUE__))
|
|
|
|
/**
|
|
* @brief Read a value in EXTI register
|
|
* @param __REG__ Register to be read
|
|
* @retval Register value
|
|
*/
|
|
#define LL_EXTI_ReadReg(__REG__) READ_REG(EXTI->__REG__)
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
|
|
|
|
/* Exported functions --------------------------------------------------------*/
|
|
/** @defgroup EXTI_LL_Exported_Functions EXTI Exported Functions
|
|
* @{
|
|
*/
|
|
/** @defgroup EXTI_LL_EF_IT_Management IT_Management
|
|
* @{
|
|
*/
|
|
|
|
/**
|
|
* @brief Enable ExtiLine Interrupt request for Lines in range 0 to 31
|
|
* @note The reset value for the direct or internal lines (see RM)
|
|
* is set to 1 in order to enable the interrupt by default.
|
|
* Bits are set automatically at Power on.
|
|
* @rmtoll IMR IMx LL_EXTI_EnableIT_0_31
|
|
* @param ExtiLine This parameter can be one of the following values:
|
|
* @arg @ref LL_EXTI_LINE_0
|
|
* @arg @ref LL_EXTI_LINE_1
|
|
* @arg @ref LL_EXTI_LINE_2
|
|
* @arg @ref LL_EXTI_LINE_3
|
|
* @arg @ref LL_EXTI_LINE_4
|
|
* @arg @ref LL_EXTI_LINE_5
|
|
* @arg @ref LL_EXTI_LINE_6
|
|
* @arg @ref LL_EXTI_LINE_7
|
|
* @arg @ref LL_EXTI_LINE_8
|
|
* @arg @ref LL_EXTI_LINE_9
|
|
* @arg @ref LL_EXTI_LINE_10
|
|
* @arg @ref LL_EXTI_LINE_11
|
|
* @arg @ref LL_EXTI_LINE_12
|
|
* @arg @ref LL_EXTI_LINE_13
|
|
* @arg @ref LL_EXTI_LINE_14
|
|
* @arg @ref LL_EXTI_LINE_15
|
|
* @arg @ref LL_EXTI_LINE_16
|
|
* @arg @ref LL_EXTI_LINE_17
|
|
* @arg @ref LL_EXTI_LINE_18
|
|
* @arg @ref LL_EXTI_LINE_19
|
|
* @arg @ref LL_EXTI_LINE_ALL_0_31
|
|
* @note Please check each device line mapping for EXTI Line availability
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
|
|
{
|
|
SET_BIT(EXTI->IMR, ExtiLine);
|
|
}
|
|
|
|
/**
|
|
* @brief Disable ExtiLine Interrupt request for Lines in range 0 to 31
|
|
* @note The reset value for the direct or internal lines (see RM)
|
|
* is set to 1 in order to enable the interrupt by default.
|
|
* Bits are set automatically at Power on.
|
|
* @rmtoll IMR IMx LL_EXTI_DisableIT_0_31
|
|
* @param ExtiLine This parameter can be one of the following values:
|
|
* @arg @ref LL_EXTI_LINE_0
|
|
* @arg @ref LL_EXTI_LINE_1
|
|
* @arg @ref LL_EXTI_LINE_2
|
|
* @arg @ref LL_EXTI_LINE_3
|
|
* @arg @ref LL_EXTI_LINE_4
|
|
* @arg @ref LL_EXTI_LINE_5
|
|
* @arg @ref LL_EXTI_LINE_6
|
|
* @arg @ref LL_EXTI_LINE_7
|
|
* @arg @ref LL_EXTI_LINE_8
|
|
* @arg @ref LL_EXTI_LINE_9
|
|
* @arg @ref LL_EXTI_LINE_10
|
|
* @arg @ref LL_EXTI_LINE_11
|
|
* @arg @ref LL_EXTI_LINE_12
|
|
* @arg @ref LL_EXTI_LINE_13
|
|
* @arg @ref LL_EXTI_LINE_14
|
|
* @arg @ref LL_EXTI_LINE_15
|
|
* @arg @ref LL_EXTI_LINE_16
|
|
* @arg @ref LL_EXTI_LINE_17
|
|
* @arg @ref LL_EXTI_LINE_18
|
|
* @arg @ref LL_EXTI_LINE_19
|
|
* @arg @ref LL_EXTI_LINE_ALL_0_31
|
|
* @note Please check each device line mapping for EXTI Line availability
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
|
|
{
|
|
CLEAR_BIT(EXTI->IMR, ExtiLine);
|
|
}
|
|
|
|
|
|
/**
|
|
* @brief Indicate if ExtiLine Interrupt request is enabled for Lines in range 0 to 31
|
|
* @note The reset value for the direct or internal lines (see RM)
|
|
* is set to 1 in order to enable the interrupt by default.
|
|
* Bits are set automatically at Power on.
|
|
* @rmtoll IMR IMx LL_EXTI_IsEnabledIT_0_31
|
|
* @param ExtiLine This parameter can be one of the following values:
|
|
* @arg @ref LL_EXTI_LINE_0
|
|
* @arg @ref LL_EXTI_LINE_1
|
|
* @arg @ref LL_EXTI_LINE_2
|
|
* @arg @ref LL_EXTI_LINE_3
|
|
* @arg @ref LL_EXTI_LINE_4
|
|
* @arg @ref LL_EXTI_LINE_5
|
|
* @arg @ref LL_EXTI_LINE_6
|
|
* @arg @ref LL_EXTI_LINE_7
|
|
* @arg @ref LL_EXTI_LINE_8
|
|
* @arg @ref LL_EXTI_LINE_9
|
|
* @arg @ref LL_EXTI_LINE_10
|
|
* @arg @ref LL_EXTI_LINE_11
|
|
* @arg @ref LL_EXTI_LINE_12
|
|
* @arg @ref LL_EXTI_LINE_13
|
|
* @arg @ref LL_EXTI_LINE_14
|
|
* @arg @ref LL_EXTI_LINE_15
|
|
* @arg @ref LL_EXTI_LINE_16
|
|
* @arg @ref LL_EXTI_LINE_17
|
|
* @arg @ref LL_EXTI_LINE_18
|
|
* @arg @ref LL_EXTI_LINE_19
|
|
* @arg @ref LL_EXTI_LINE_ALL_0_31
|
|
* @note Please check each device line mapping for EXTI Line availability
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_0_31(uint32_t ExtiLine)
|
|
{
|
|
return (READ_BIT(EXTI->IMR, ExtiLine) == (ExtiLine));
|
|
}
|
|
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/** @defgroup EXTI_LL_EF_Event_Management Event_Management
|
|
* @{
|
|
*/
|
|
|
|
/**
|
|
* @brief Enable ExtiLine Event request for Lines in range 0 to 31
|
|
* @rmtoll EMR EMx LL_EXTI_EnableEvent_0_31
|
|
* @param ExtiLine This parameter can be one of the following values:
|
|
* @arg @ref LL_EXTI_LINE_0
|
|
* @arg @ref LL_EXTI_LINE_1
|
|
* @arg @ref LL_EXTI_LINE_2
|
|
* @arg @ref LL_EXTI_LINE_3
|
|
* @arg @ref LL_EXTI_LINE_4
|
|
* @arg @ref LL_EXTI_LINE_5
|
|
* @arg @ref LL_EXTI_LINE_6
|
|
* @arg @ref LL_EXTI_LINE_7
|
|
* @arg @ref LL_EXTI_LINE_8
|
|
* @arg @ref LL_EXTI_LINE_9
|
|
* @arg @ref LL_EXTI_LINE_10
|
|
* @arg @ref LL_EXTI_LINE_11
|
|
* @arg @ref LL_EXTI_LINE_12
|
|
* @arg @ref LL_EXTI_LINE_13
|
|
* @arg @ref LL_EXTI_LINE_14
|
|
* @arg @ref LL_EXTI_LINE_15
|
|
* @arg @ref LL_EXTI_LINE_16
|
|
* @arg @ref LL_EXTI_LINE_17
|
|
* @arg @ref LL_EXTI_LINE_18
|
|
* @arg @ref LL_EXTI_LINE_19
|
|
* @arg @ref LL_EXTI_LINE_ALL_0_31
|
|
* @note Please check each device line mapping for EXTI Line availability
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
|
|
{
|
|
SET_BIT(EXTI->EMR, ExtiLine);
|
|
|
|
}
|
|
|
|
|
|
/**
|
|
* @brief Disable ExtiLine Event request for Lines in range 0 to 31
|
|
* @rmtoll EMR EMx LL_EXTI_DisableEvent_0_31
|
|
* @param ExtiLine This parameter can be one of the following values:
|
|
* @arg @ref LL_EXTI_LINE_0
|
|
* @arg @ref LL_EXTI_LINE_1
|
|
* @arg @ref LL_EXTI_LINE_2
|
|
* @arg @ref LL_EXTI_LINE_3
|
|
* @arg @ref LL_EXTI_LINE_4
|
|
* @arg @ref LL_EXTI_LINE_5
|
|
* @arg @ref LL_EXTI_LINE_6
|
|
* @arg @ref LL_EXTI_LINE_7
|
|
* @arg @ref LL_EXTI_LINE_8
|
|
* @arg @ref LL_EXTI_LINE_9
|
|
* @arg @ref LL_EXTI_LINE_10
|
|
* @arg @ref LL_EXTI_LINE_11
|
|
* @arg @ref LL_EXTI_LINE_12
|
|
* @arg @ref LL_EXTI_LINE_13
|
|
* @arg @ref LL_EXTI_LINE_14
|
|
* @arg @ref LL_EXTI_LINE_15
|
|
* @arg @ref LL_EXTI_LINE_16
|
|
* @arg @ref LL_EXTI_LINE_17
|
|
* @arg @ref LL_EXTI_LINE_18
|
|
* @arg @ref LL_EXTI_LINE_19
|
|
* @arg @ref LL_EXTI_LINE_ALL_0_31
|
|
* @note Please check each device line mapping for EXTI Line availability
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
|
|
{
|
|
CLEAR_BIT(EXTI->EMR, ExtiLine);
|
|
}
|
|
|
|
|
|
/**
|
|
* @brief Indicate if ExtiLine Event request is enabled for Lines in range 0 to 31
|
|
* @rmtoll EMR EMx LL_EXTI_IsEnabledEvent_0_31
|
|
* @param ExtiLine This parameter can be one of the following values:
|
|
* @arg @ref LL_EXTI_LINE_0
|
|
* @arg @ref LL_EXTI_LINE_1
|
|
* @arg @ref LL_EXTI_LINE_2
|
|
* @arg @ref LL_EXTI_LINE_3
|
|
* @arg @ref LL_EXTI_LINE_4
|
|
* @arg @ref LL_EXTI_LINE_5
|
|
* @arg @ref LL_EXTI_LINE_6
|
|
* @arg @ref LL_EXTI_LINE_7
|
|
* @arg @ref LL_EXTI_LINE_8
|
|
* @arg @ref LL_EXTI_LINE_9
|
|
* @arg @ref LL_EXTI_LINE_10
|
|
* @arg @ref LL_EXTI_LINE_11
|
|
* @arg @ref LL_EXTI_LINE_12
|
|
* @arg @ref LL_EXTI_LINE_13
|
|
* @arg @ref LL_EXTI_LINE_14
|
|
* @arg @ref LL_EXTI_LINE_15
|
|
* @arg @ref LL_EXTI_LINE_16
|
|
* @arg @ref LL_EXTI_LINE_17
|
|
* @arg @ref LL_EXTI_LINE_18
|
|
* @arg @ref LL_EXTI_LINE_19
|
|
* @arg @ref LL_EXTI_LINE_ALL_0_31
|
|
* @note Please check each device line mapping for EXTI Line availability
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_0_31(uint32_t ExtiLine)
|
|
{
|
|
return (READ_BIT(EXTI->EMR, ExtiLine) == (ExtiLine));
|
|
|
|
}
|
|
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/** @defgroup EXTI_LL_EF_Rising_Trigger_Management Rising_Trigger_Management
|
|
* @{
|
|
*/
|
|
|
|
/**
|
|
* @brief Enable ExtiLine Rising Edge Trigger for Lines in range 0 to 31
|
|
* @note The configurable wakeup lines are edge-triggered. No glitch must be
|
|
* generated on these lines. If a rising edge on a configurable interrupt
|
|
* line occurs during a write operation in the EXTI_RTSR register, the
|
|
* pending bit is not set.
|
|
* Rising and falling edge triggers can be set for
|
|
* the same interrupt line. In this case, both generate a trigger
|
|
* condition.
|
|
* @rmtoll RTSR RTx LL_EXTI_EnableRisingTrig_0_31
|
|
* @param ExtiLine This parameter can be a combination of the following values:
|
|
* @arg @ref LL_EXTI_LINE_0
|
|
* @arg @ref LL_EXTI_LINE_1
|
|
* @arg @ref LL_EXTI_LINE_2
|
|
* @arg @ref LL_EXTI_LINE_3
|
|
* @arg @ref LL_EXTI_LINE_4
|
|
* @arg @ref LL_EXTI_LINE_5
|
|
* @arg @ref LL_EXTI_LINE_6
|
|
* @arg @ref LL_EXTI_LINE_7
|
|
* @arg @ref LL_EXTI_LINE_8
|
|
* @arg @ref LL_EXTI_LINE_9
|
|
* @arg @ref LL_EXTI_LINE_10
|
|
* @arg @ref LL_EXTI_LINE_11
|
|
* @arg @ref LL_EXTI_LINE_12
|
|
* @arg @ref LL_EXTI_LINE_13
|
|
* @arg @ref LL_EXTI_LINE_14
|
|
* @arg @ref LL_EXTI_LINE_15
|
|
* @arg @ref LL_EXTI_LINE_16
|
|
* @arg @ref LL_EXTI_LINE_18
|
|
* @arg @ref LL_EXTI_LINE_19
|
|
* @note Please check each device line mapping for EXTI Line availability
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
|
|
{
|
|
SET_BIT(EXTI->RTSR, ExtiLine);
|
|
|
|
}
|
|
|
|
|
|
/**
|
|
* @brief Disable ExtiLine Rising Edge Trigger for Lines in range 0 to 31
|
|
* @note The configurable wakeup lines are edge-triggered. No glitch must be
|
|
* generated on these lines. If a rising edge on a configurable interrupt
|
|
* line occurs during a write operation in the EXTI_RTSR register, the
|
|
* pending bit is not set.
|
|
* Rising and falling edge triggers can be set for
|
|
* the same interrupt line. In this case, both generate a trigger
|
|
* condition.
|
|
* @rmtoll RTSR RTx LL_EXTI_DisableRisingTrig_0_31
|
|
* @param ExtiLine This parameter can be a combination of the following values:
|
|
* @arg @ref LL_EXTI_LINE_0
|
|
* @arg @ref LL_EXTI_LINE_1
|
|
* @arg @ref LL_EXTI_LINE_2
|
|
* @arg @ref LL_EXTI_LINE_3
|
|
* @arg @ref LL_EXTI_LINE_4
|
|
* @arg @ref LL_EXTI_LINE_5
|
|
* @arg @ref LL_EXTI_LINE_6
|
|
* @arg @ref LL_EXTI_LINE_7
|
|
* @arg @ref LL_EXTI_LINE_8
|
|
* @arg @ref LL_EXTI_LINE_9
|
|
* @arg @ref LL_EXTI_LINE_10
|
|
* @arg @ref LL_EXTI_LINE_11
|
|
* @arg @ref LL_EXTI_LINE_12
|
|
* @arg @ref LL_EXTI_LINE_13
|
|
* @arg @ref LL_EXTI_LINE_14
|
|
* @arg @ref LL_EXTI_LINE_15
|
|
* @arg @ref LL_EXTI_LINE_16
|
|
* @arg @ref LL_EXTI_LINE_18
|
|
* @arg @ref LL_EXTI_LINE_19
|
|
* @note Please check each device line mapping for EXTI Line availability
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
|
|
{
|
|
CLEAR_BIT(EXTI->RTSR, ExtiLine);
|
|
|
|
}
|
|
|
|
|
|
/**
|
|
* @brief Check if rising edge trigger is enabled for Lines in range 0 to 31
|
|
* @rmtoll RTSR RTx LL_EXTI_IsEnabledRisingTrig_0_31
|
|
* @param ExtiLine This parameter can be a combination of the following values:
|
|
* @arg @ref LL_EXTI_LINE_0
|
|
* @arg @ref LL_EXTI_LINE_1
|
|
* @arg @ref LL_EXTI_LINE_2
|
|
* @arg @ref LL_EXTI_LINE_3
|
|
* @arg @ref LL_EXTI_LINE_4
|
|
* @arg @ref LL_EXTI_LINE_5
|
|
* @arg @ref LL_EXTI_LINE_6
|
|
* @arg @ref LL_EXTI_LINE_7
|
|
* @arg @ref LL_EXTI_LINE_8
|
|
* @arg @ref LL_EXTI_LINE_9
|
|
* @arg @ref LL_EXTI_LINE_10
|
|
* @arg @ref LL_EXTI_LINE_11
|
|
* @arg @ref LL_EXTI_LINE_12
|
|
* @arg @ref LL_EXTI_LINE_13
|
|
* @arg @ref LL_EXTI_LINE_14
|
|
* @arg @ref LL_EXTI_LINE_15
|
|
* @arg @ref LL_EXTI_LINE_16
|
|
* @arg @ref LL_EXTI_LINE_18
|
|
* @arg @ref LL_EXTI_LINE_19
|
|
* @note Please check each device line mapping for EXTI Line availability
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_EXTI_IsEnabledRisingTrig_0_31(uint32_t ExtiLine)
|
|
{
|
|
return (READ_BIT(EXTI->RTSR, ExtiLine) == (ExtiLine));
|
|
}
|
|
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/** @defgroup EXTI_LL_EF_Falling_Trigger_Management Falling_Trigger_Management
|
|
* @{
|
|
*/
|
|
|
|
/**
|
|
* @brief Enable ExtiLine Falling Edge Trigger for Lines in range 0 to 31
|
|
* @note The configurable wakeup lines are edge-triggered. No glitch must be
|
|
* generated on these lines. If a falling edge on a configurable interrupt
|
|
* line occurs during a write operation in the EXTI_FTSR register, the
|
|
* pending bit is not set.
|
|
* Rising and falling edge triggers can be set for
|
|
* the same interrupt line. In this case, both generate a trigger
|
|
* condition.
|
|
* @rmtoll FTSR FTx LL_EXTI_EnableFallingTrig_0_31
|
|
* @param ExtiLine This parameter can be a combination of the following values:
|
|
* @arg @ref LL_EXTI_LINE_0
|
|
* @arg @ref LL_EXTI_LINE_1
|
|
* @arg @ref LL_EXTI_LINE_2
|
|
* @arg @ref LL_EXTI_LINE_3
|
|
* @arg @ref LL_EXTI_LINE_4
|
|
* @arg @ref LL_EXTI_LINE_5
|
|
* @arg @ref LL_EXTI_LINE_6
|
|
* @arg @ref LL_EXTI_LINE_7
|
|
* @arg @ref LL_EXTI_LINE_8
|
|
* @arg @ref LL_EXTI_LINE_9
|
|
* @arg @ref LL_EXTI_LINE_10
|
|
* @arg @ref LL_EXTI_LINE_11
|
|
* @arg @ref LL_EXTI_LINE_12
|
|
* @arg @ref LL_EXTI_LINE_13
|
|
* @arg @ref LL_EXTI_LINE_14
|
|
* @arg @ref LL_EXTI_LINE_15
|
|
* @arg @ref LL_EXTI_LINE_16
|
|
* @arg @ref LL_EXTI_LINE_18
|
|
* @arg @ref LL_EXTI_LINE_19
|
|
* @note Please check each device line mapping for EXTI Line availability
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
|
|
{
|
|
SET_BIT(EXTI->FTSR, ExtiLine);
|
|
}
|
|
|
|
|
|
/**
|
|
* @brief Disable ExtiLine Falling Edge Trigger for Lines in range 0 to 31
|
|
* @note The configurable wakeup lines are edge-triggered. No glitch must be
|
|
* generated on these lines. If a Falling edge on a configurable interrupt
|
|
* line occurs during a write operation in the EXTI_FTSR register, the
|
|
* pending bit is not set.
|
|
* Rising and falling edge triggers can be set for the same interrupt line.
|
|
* In this case, both generate a trigger condition.
|
|
* @rmtoll FTSR FTx LL_EXTI_DisableFallingTrig_0_31
|
|
* @param ExtiLine This parameter can be a combination of the following values:
|
|
* @arg @ref LL_EXTI_LINE_0
|
|
* @arg @ref LL_EXTI_LINE_1
|
|
* @arg @ref LL_EXTI_LINE_2
|
|
* @arg @ref LL_EXTI_LINE_3
|
|
* @arg @ref LL_EXTI_LINE_4
|
|
* @arg @ref LL_EXTI_LINE_5
|
|
* @arg @ref LL_EXTI_LINE_6
|
|
* @arg @ref LL_EXTI_LINE_7
|
|
* @arg @ref LL_EXTI_LINE_8
|
|
* @arg @ref LL_EXTI_LINE_9
|
|
* @arg @ref LL_EXTI_LINE_10
|
|
* @arg @ref LL_EXTI_LINE_11
|
|
* @arg @ref LL_EXTI_LINE_12
|
|
* @arg @ref LL_EXTI_LINE_13
|
|
* @arg @ref LL_EXTI_LINE_14
|
|
* @arg @ref LL_EXTI_LINE_15
|
|
* @arg @ref LL_EXTI_LINE_16
|
|
* @arg @ref LL_EXTI_LINE_18
|
|
* @arg @ref LL_EXTI_LINE_19
|
|
* @note Please check each device line mapping for EXTI Line availability
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
|
|
{
|
|
CLEAR_BIT(EXTI->FTSR, ExtiLine);
|
|
}
|
|
|
|
|
|
/**
|
|
* @brief Check if falling edge trigger is enabled for Lines in range 0 to 31
|
|
* @rmtoll FTSR FTx LL_EXTI_IsEnabledFallingTrig_0_31
|
|
* @param ExtiLine This parameter can be a combination of the following values:
|
|
* @arg @ref LL_EXTI_LINE_0
|
|
* @arg @ref LL_EXTI_LINE_1
|
|
* @arg @ref LL_EXTI_LINE_2
|
|
* @arg @ref LL_EXTI_LINE_3
|
|
* @arg @ref LL_EXTI_LINE_4
|
|
* @arg @ref LL_EXTI_LINE_5
|
|
* @arg @ref LL_EXTI_LINE_6
|
|
* @arg @ref LL_EXTI_LINE_7
|
|
* @arg @ref LL_EXTI_LINE_8
|
|
* @arg @ref LL_EXTI_LINE_9
|
|
* @arg @ref LL_EXTI_LINE_10
|
|
* @arg @ref LL_EXTI_LINE_11
|
|
* @arg @ref LL_EXTI_LINE_12
|
|
* @arg @ref LL_EXTI_LINE_13
|
|
* @arg @ref LL_EXTI_LINE_14
|
|
* @arg @ref LL_EXTI_LINE_15
|
|
* @arg @ref LL_EXTI_LINE_16
|
|
* @arg @ref LL_EXTI_LINE_18
|
|
* @arg @ref LL_EXTI_LINE_19
|
|
* @note Please check each device line mapping for EXTI Line availability
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_EXTI_IsEnabledFallingTrig_0_31(uint32_t ExtiLine)
|
|
{
|
|
return (READ_BIT(EXTI->FTSR, ExtiLine) == (ExtiLine));
|
|
}
|
|
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/** @defgroup EXTI_LL_EF_Software_Interrupt_Management Software_Interrupt_Management
|
|
* @{
|
|
*/
|
|
|
|
/**
|
|
* @brief Generate a software Interrupt Event for Lines in range 0 to 31
|
|
* @note If the interrupt is enabled on this line in the EXTI_IMR, writing a 1 to
|
|
* this bit when it is at '0' sets the corresponding pending bit in EXTI_PR
|
|
* resulting in an interrupt request generation.
|
|
* This bit is cleared by clearing the corresponding bit in the EXTI_PR
|
|
* register (by writing a 1 into the bit)
|
|
* @rmtoll SWIER SWIx LL_EXTI_GenerateSWI_0_31
|
|
* @param ExtiLine This parameter can be a combination of the following values:
|
|
* @arg @ref LL_EXTI_LINE_0
|
|
* @arg @ref LL_EXTI_LINE_1
|
|
* @arg @ref LL_EXTI_LINE_2
|
|
* @arg @ref LL_EXTI_LINE_3
|
|
* @arg @ref LL_EXTI_LINE_4
|
|
* @arg @ref LL_EXTI_LINE_5
|
|
* @arg @ref LL_EXTI_LINE_6
|
|
* @arg @ref LL_EXTI_LINE_7
|
|
* @arg @ref LL_EXTI_LINE_8
|
|
* @arg @ref LL_EXTI_LINE_9
|
|
* @arg @ref LL_EXTI_LINE_10
|
|
* @arg @ref LL_EXTI_LINE_11
|
|
* @arg @ref LL_EXTI_LINE_12
|
|
* @arg @ref LL_EXTI_LINE_13
|
|
* @arg @ref LL_EXTI_LINE_14
|
|
* @arg @ref LL_EXTI_LINE_15
|
|
* @arg @ref LL_EXTI_LINE_16
|
|
* @arg @ref LL_EXTI_LINE_18
|
|
* @arg @ref LL_EXTI_LINE_19
|
|
* @note Please check each device line mapping for EXTI Line availability
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_EXTI_GenerateSWI_0_31(uint32_t ExtiLine)
|
|
{
|
|
SET_BIT(EXTI->SWIER, ExtiLine);
|
|
}
|
|
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/** @defgroup EXTI_LL_EF_Flag_Management Flag_Management
|
|
* @{
|
|
*/
|
|
|
|
/**
|
|
* @brief Check if the ExtLine Flag is set or not for Lines in range 0 to 31
|
|
* @note This bit is set when the selected edge event arrives on the interrupt
|
|
* line. This bit is cleared by writing a 1 to the bit.
|
|
* @rmtoll PR PIFx LL_EXTI_IsActiveFlag_0_31
|
|
* @param ExtiLine This parameter can be a combination of the following values:
|
|
* @arg @ref LL_EXTI_LINE_0
|
|
* @arg @ref LL_EXTI_LINE_1
|
|
* @arg @ref LL_EXTI_LINE_2
|
|
* @arg @ref LL_EXTI_LINE_3
|
|
* @arg @ref LL_EXTI_LINE_4
|
|
* @arg @ref LL_EXTI_LINE_5
|
|
* @arg @ref LL_EXTI_LINE_6
|
|
* @arg @ref LL_EXTI_LINE_7
|
|
* @arg @ref LL_EXTI_LINE_8
|
|
* @arg @ref LL_EXTI_LINE_9
|
|
* @arg @ref LL_EXTI_LINE_10
|
|
* @arg @ref LL_EXTI_LINE_11
|
|
* @arg @ref LL_EXTI_LINE_12
|
|
* @arg @ref LL_EXTI_LINE_13
|
|
* @arg @ref LL_EXTI_LINE_14
|
|
* @arg @ref LL_EXTI_LINE_15
|
|
* @arg @ref LL_EXTI_LINE_16
|
|
* @arg @ref LL_EXTI_LINE_18
|
|
* @arg @ref LL_EXTI_LINE_19
|
|
* @note Please check each device line mapping for EXTI Line availability
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
|
|
{
|
|
return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
|
|
}
|
|
|
|
|
|
/**
|
|
* @brief Read ExtLine Combination Flag for Lines in range 0 to 31
|
|
* @note This bit is set when the selected edge event arrives on the interrupt
|
|
* line. This bit is cleared by writing a 1 to the bit.
|
|
* @rmtoll PR PIFx LL_EXTI_ReadFlag_0_31
|
|
* @param ExtiLine This parameter can be a combination of the following values:
|
|
* @arg @ref LL_EXTI_LINE_0
|
|
* @arg @ref LL_EXTI_LINE_1
|
|
* @arg @ref LL_EXTI_LINE_2
|
|
* @arg @ref LL_EXTI_LINE_3
|
|
* @arg @ref LL_EXTI_LINE_4
|
|
* @arg @ref LL_EXTI_LINE_5
|
|
* @arg @ref LL_EXTI_LINE_6
|
|
* @arg @ref LL_EXTI_LINE_7
|
|
* @arg @ref LL_EXTI_LINE_8
|
|
* @arg @ref LL_EXTI_LINE_9
|
|
* @arg @ref LL_EXTI_LINE_10
|
|
* @arg @ref LL_EXTI_LINE_11
|
|
* @arg @ref LL_EXTI_LINE_12
|
|
* @arg @ref LL_EXTI_LINE_13
|
|
* @arg @ref LL_EXTI_LINE_14
|
|
* @arg @ref LL_EXTI_LINE_15
|
|
* @arg @ref LL_EXTI_LINE_16
|
|
* @arg @ref LL_EXTI_LINE_18
|
|
* @arg @ref LL_EXTI_LINE_19
|
|
* @note Please check each device line mapping for EXTI Line availability
|
|
* @retval @note This bit is set when the selected edge event arrives on the interrupt
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
|
|
{
|
|
return (uint32_t)(READ_BIT(EXTI->PR, ExtiLine));
|
|
}
|
|
|
|
|
|
/**
|
|
* @brief Clear ExtLine Flags for Lines in range 0 to 31
|
|
* @note This bit is set when the selected edge event arrives on the interrupt
|
|
* line. This bit is cleared by writing a 1 to the bit.
|
|
* @rmtoll PR PIFx LL_EXTI_ClearFlag_0_31
|
|
* @param ExtiLine This parameter can be a combination of the following values:
|
|
* @arg @ref LL_EXTI_LINE_0
|
|
* @arg @ref LL_EXTI_LINE_1
|
|
* @arg @ref LL_EXTI_LINE_2
|
|
* @arg @ref LL_EXTI_LINE_3
|
|
* @arg @ref LL_EXTI_LINE_4
|
|
* @arg @ref LL_EXTI_LINE_5
|
|
* @arg @ref LL_EXTI_LINE_6
|
|
* @arg @ref LL_EXTI_LINE_7
|
|
* @arg @ref LL_EXTI_LINE_8
|
|
* @arg @ref LL_EXTI_LINE_9
|
|
* @arg @ref LL_EXTI_LINE_10
|
|
* @arg @ref LL_EXTI_LINE_11
|
|
* @arg @ref LL_EXTI_LINE_12
|
|
* @arg @ref LL_EXTI_LINE_13
|
|
* @arg @ref LL_EXTI_LINE_14
|
|
* @arg @ref LL_EXTI_LINE_15
|
|
* @arg @ref LL_EXTI_LINE_16
|
|
* @arg @ref LL_EXTI_LINE_18
|
|
* @arg @ref LL_EXTI_LINE_19
|
|
* @note Please check each device line mapping for EXTI Line availability
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
|
|
{
|
|
WRITE_REG(EXTI->PR, ExtiLine);
|
|
}
|
|
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
#if defined(USE_FULL_LL_DRIVER)
|
|
/** @defgroup EXTI_LL_EF_Init Initialization and de-initialization functions
|
|
* @{
|
|
*/
|
|
|
|
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct);
|
|
uint32_t LL_EXTI_DeInit(void);
|
|
void LL_EXTI_StructInit(LL_EXTI_InitTypeDef *EXTI_InitStruct);
|
|
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
#endif /* USE_FULL_LL_DRIVER */
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
#endif /* EXTI */
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif /* __STM32F1xx_LL_EXTI_H */
|
|
|
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|