641 lines
19 KiB
C
641 lines
19 KiB
C
/*-----------------------------------------------------------------------*/
|
|
/* MMCv3/SDv1/SDv2 (in SPI mode) control module (C)ChaN, 2007 */
|
|
/*-----------------------------------------------------------------------*/
|
|
/* Only rcvr_spi(), xmit_spi(), disk_timerproc() and some macros */
|
|
/* are platform dependent. */
|
|
/*-----------------------------------------------------------------------*/
|
|
|
|
|
|
#include "projectconfig.h"
|
|
#include "diskio.h"
|
|
#include "iobase.h"
|
|
#include "core/gpio/gpio.h"
|
|
#include "core/ssp/ssp.h"
|
|
#include "core/systick/systick.h"
|
|
#include "basic/basic.h"
|
|
|
|
|
|
/* Definitions for MMC/SDC command */
|
|
#define CMD0 (0x40+0) /* GO_IDLE_STATE */
|
|
#define CMD1 (0x40+1) /* SEND_OP_COND (MMC) */
|
|
#define ACMD41 (0xC0+41) /* SEND_OP_COND (SDC) */
|
|
#define CMD8 (0x40+8) /* SEND_IF_COND */
|
|
#define CMD9 (0x40+9) /* SEND_CSD */
|
|
#define CMD10 (0x40+10) /* SEND_CID */
|
|
#define CMD12 (0x40+12) /* STOP_TRANSMISSION */
|
|
#define ACMD13 (0xC0+13) /* SD_STATUS (SDC) */
|
|
#define CMD16 (0x40+16) /* SET_BLOCKLEN */
|
|
#define CMD17 (0x40+17) /* READ_SINGLE_BLOCK */
|
|
#define CMD18 (0x40+18) /* READ_MULTIPLE_BLOCK */
|
|
#define CMD23 (0x40+23) /* SET_BLOCK_COUNT (MMC) */
|
|
#define ACMD23 (0xC0+23) /* SET_WR_BLK_ERASE_COUNT (SDC) */
|
|
#define CMD24 (0x40+24) /* WRITE_BLOCK */
|
|
#define CMD25 (0x40+25) /* WRITE_MULTIPLE_BLOCK */
|
|
#define CMD55 (0x40+55) /* APP_CMD */
|
|
#define CMD58 (0x40+58) /* READ_OCR */
|
|
|
|
|
|
/* Port Controls (Platform dependent) */
|
|
#define CS_LOW() gpioSetValue(RB_SPI_SS0, 0)
|
|
#define CS_HIGH() gpioSetValue(RB_SPI_SS0, 1)
|
|
|
|
// #define FCLK_SLOW() /* Set slow clock (100k-400k) */
|
|
// #define FCLK_FAST() /* Set fast clock (depends on the CSD) */
|
|
|
|
#define FDELAY(ms) systickDelay(ms) // Assumes delay = 1ms, ugly
|
|
|
|
/*--------------------------------------------------------------------------
|
|
|
|
Module Private Functions
|
|
|
|
---------------------------------------------------------------------------*/
|
|
|
|
static volatile
|
|
DSTATUS Stat = STA_NOINIT; /* Disk status */
|
|
|
|
static volatile
|
|
BYTE Timer1, Timer2; /* 100Hz decrement timer */
|
|
|
|
static
|
|
BYTE CardType; /* Card type flags */
|
|
|
|
/**************************************************************************/
|
|
/*!
|
|
Set SSP clock to slow (400 KHz)
|
|
*/
|
|
/**************************************************************************/
|
|
static void FCLK_SLOW()
|
|
{
|
|
/* Divide by 10 (SSPCLKDIV also enables to SSP CLK) */
|
|
SCB_SSP0CLKDIV = SCB_SSP0CLKDIV_DIV10;
|
|
|
|
/* (PCLK / (CPSDVSR * [SCR+1])) = (7,200,000 / (2 x [8 + 1])) = 400 KHz */
|
|
uint32_t configReg = ( SSP_SSP0CR0_DSS_8BIT // Data size = 8-bit
|
|
| SSP_SSP0CR0_FRF_SPI // Frame format = SPI
|
|
| SSP_SSP0CR0_SCR_8); // Serial clock rate = 8
|
|
|
|
// Set clock polarity (low between frames)
|
|
// configReg &= ~SSP_SSP0CR0_CPOL_MASK;
|
|
// configReg |= SSP_SSP0CR0_CPOL_LOW;
|
|
|
|
// Set edge transition (leading edge)
|
|
// configReg &= ~SSP_SSP0CR0_CPHA_MASK;
|
|
// configReg |= SSP_SSP0CR0_CPHA_FIRST;
|
|
|
|
// Assign config values to SSP0CR0
|
|
SSP_SSP0CR0 = configReg;
|
|
|
|
/* Clock prescale register must be even and at least 2 in master mode */
|
|
SSP_SSP0CPSR = SSP_SSP0CPSR_CPSDVSR_DIV2;
|
|
}
|
|
|
|
/**************************************************************************/
|
|
/*!
|
|
Set SSP clock to fast (6.0 MHz)
|
|
*/
|
|
/**************************************************************************/
|
|
static void FCLK_FAST()
|
|
{
|
|
/* Divide by 1 (SSPCLKDIV also enables to SSP CLK) */
|
|
SCB_SSP0CLKDIV = SCB_SSP0CLKDIV_DIV1;
|
|
|
|
/* (PCLK / (CPSDVSR * [SCR+1])) = (72,000,000 / (2 * [5 + 1])) = 6.0 MHz */
|
|
uint32_t configReg = ( SSP_SSP0CR0_DSS_8BIT // Data size = 8-bit
|
|
| SSP_SSP0CR0_FRF_SPI // Frame format = SPI
|
|
| SSP_SSP0CR0_SCR_5); // Serial clock rate = 5
|
|
|
|
// Set clock polarity (low between frames)
|
|
// configReg &= ~SSP_SSP0CR0_CPOL_MASK;
|
|
// configReg |= SSP_SSP0CR0_CPOL_LOW;
|
|
|
|
// Set edge transition (leading edge)
|
|
// configReg &= ~SSP_SSP0CR0_CPHA_MASK;
|
|
// configReg |= SSP_SSP0CR0_CPHA_FIRST;
|
|
|
|
// Assign config values to SSP0CR0
|
|
SSP_SSP0CR0 = configReg;
|
|
|
|
/* Clock prescale register must be even and at least 2 in master mode */
|
|
SSP_SSP0CPSR = SSP_SSP0CPSR_CPSDVSR_DIV2;
|
|
}
|
|
|
|
/*-----------------------------------------------------------------------*/
|
|
/* Wait for card ready */
|
|
/*-----------------------------------------------------------------------*/
|
|
|
|
static
|
|
BYTE wait_ready (void)
|
|
{
|
|
BYTE res;
|
|
|
|
|
|
Timer2 = 50; /* Wait for ready in timeout of 500ms */
|
|
rcvr_spi();
|
|
do
|
|
res = rcvr_spi();
|
|
while ((res != 0xFF) && Timer2);
|
|
|
|
return res;
|
|
}
|
|
|
|
|
|
|
|
/*-----------------------------------------------------------------------*/
|
|
/* Deselect the card and release SPI bus */
|
|
/*-----------------------------------------------------------------------*/
|
|
|
|
static
|
|
void mmc_deselect (void)
|
|
{
|
|
CS_HIGH();
|
|
rcvr_spi();
|
|
}
|
|
|
|
|
|
|
|
/*-----------------------------------------------------------------------*/
|
|
/* Select the card and wait ready */
|
|
/*-----------------------------------------------------------------------*/
|
|
|
|
static
|
|
BOOL mmc_select (void) /* TRUE:Successful, FALSE:Timeout */
|
|
{
|
|
CS_LOW();
|
|
if (wait_ready() != 0xFF) {
|
|
mmc_deselect();
|
|
return FALSE;
|
|
}
|
|
return TRUE;
|
|
}
|
|
|
|
|
|
|
|
/*-----------------------------------------------------------------------*/
|
|
/* Power Control (Platform dependent) */
|
|
/*-----------------------------------------------------------------------*/
|
|
/* When the target system does not support socket power control, there */
|
|
/* is nothing to do in these functions and chk_power always returns 1. */
|
|
|
|
static
|
|
void power_on (void)
|
|
{
|
|
}
|
|
|
|
static
|
|
void power_off (void)
|
|
{
|
|
}
|
|
|
|
static
|
|
int chk_power(void) /* Socket power state: 0=off, 1=on */
|
|
{
|
|
return 1;
|
|
}
|
|
|
|
|
|
|
|
/*-----------------------------------------------------------------------*/
|
|
/* Receive a data packet from MMC */
|
|
/*-----------------------------------------------------------------------*/
|
|
|
|
static
|
|
BOOL rcvr_datablock (
|
|
BYTE *buff, /* Data buffer to store received data */
|
|
UINT btr /* Byte count (must be multiple of 4) */
|
|
)
|
|
{
|
|
BYTE token;
|
|
|
|
|
|
Timer1 = 20;
|
|
do { /* Wait for data packet in timeout of 200ms */
|
|
token = rcvr_spi();
|
|
} while ((token == 0xFF) && Timer1);
|
|
if(token != 0xFE) return FALSE; /* If not valid data token, retutn with error */
|
|
|
|
do { /* Receive the data block into buffer */
|
|
rcvr_spi_m(buff++);
|
|
rcvr_spi_m(buff++);
|
|
rcvr_spi_m(buff++);
|
|
rcvr_spi_m(buff++);
|
|
} while (btr -= 4);
|
|
rcvr_spi(); /* Discard CRC */
|
|
rcvr_spi();
|
|
|
|
return TRUE; /* Return with success */
|
|
}
|
|
|
|
|
|
|
|
/*-----------------------------------------------------------------------*/
|
|
/* Send a data packet to MMC */
|
|
/*-----------------------------------------------------------------------*/
|
|
|
|
#if _READONLY == 0
|
|
static
|
|
BOOL xmit_datablock (
|
|
const BYTE *buff, /* 512 byte data block to be transmitted */
|
|
BYTE token /* Data/Stop token */
|
|
)
|
|
{
|
|
BYTE resp, wc;
|
|
|
|
|
|
if (wait_ready() != 0xFF) return FALSE;
|
|
|
|
xmit_spi(token); /* Xmit data token */
|
|
if (token != 0xFD) { /* Is data token */
|
|
wc = 0;
|
|
do { /* Xmit the 512 byte data block to MMC */
|
|
xmit_spi(*buff++);
|
|
xmit_spi(*buff++);
|
|
} while (--wc);
|
|
xmit_spi(0xFF); /* CRC (Dummy) */
|
|
xmit_spi(0xFF);
|
|
resp = rcvr_spi(); /* Reveive data response */
|
|
if ((resp & 0x1F) != 0x05) /* If not accepted, return with error */
|
|
return FALSE;
|
|
}
|
|
|
|
return TRUE;
|
|
}
|
|
#endif /* _READONLY */
|
|
|
|
|
|
|
|
/*-----------------------------------------------------------------------*/
|
|
/* Send a command packet to MMC */
|
|
/*-----------------------------------------------------------------------*/
|
|
|
|
static
|
|
BYTE send_cmd (
|
|
BYTE cmd, /* Command byte */
|
|
DWORD arg /* Argument */
|
|
)
|
|
{
|
|
BYTE n, res;
|
|
|
|
|
|
if (cmd & 0x80) { /* ACMD<n> is the command sequense of CMD55-CMD<n> */
|
|
cmd &= 0x7F;
|
|
res = send_cmd(CMD55, 0);
|
|
if (res > 1) return res;
|
|
}
|
|
|
|
/* Select the card and wait for ready */
|
|
mmc_deselect();
|
|
if (!mmc_select()) return 0xFF;
|
|
|
|
/* Send command packet */
|
|
xmit_spi(cmd); /* Start + Command index */
|
|
xmit_spi((BYTE)(arg >> 24)); /* Argument[31..24] */
|
|
xmit_spi((BYTE)(arg >> 16)); /* Argument[23..16] */
|
|
xmit_spi((BYTE)(arg >> 8)); /* Argument[15..8] */
|
|
xmit_spi((BYTE)arg); /* Argument[7..0] */
|
|
n = 0x01; /* Dummy CRC + Stop */
|
|
if (cmd == CMD0) n = 0x95; /* Valid CRC for CMD0(0) */
|
|
if (cmd == CMD8) n = 0x87; /* Valid CRC for CMD8(0x1AA) */
|
|
xmit_spi(n);
|
|
|
|
/* Receive command response */
|
|
if (cmd == CMD12) rcvr_spi(); /* Skip a stuff byte when stop reading */
|
|
n = 10; /* Wait for a valid response in timeout of 10 attempts */
|
|
do
|
|
res = rcvr_spi();
|
|
while ((res & 0x80) && --n);
|
|
|
|
return res; /* Return with the response value */
|
|
}
|
|
|
|
|
|
|
|
/*--------------------------------------------------------------------------
|
|
|
|
Public Functions
|
|
|
|
---------------------------------------------------------------------------*/
|
|
|
|
|
|
/*-----------------------------------------------------------------------*/
|
|
/* Initialize Disk Drive */
|
|
/*-----------------------------------------------------------------------*/
|
|
|
|
DSTATUS mmc_initialize ()
|
|
{
|
|
BYTE n, cmd, ty, ocr[4];
|
|
|
|
// Init SSP (clock low between frames, transition on leading edge)
|
|
sspInit(0, sspClockPolarity_Low, sspClockPhase_RisingEdge);
|
|
|
|
gpioSetDir( RB_SPI_SS0, gpioDirection_Output ); /* CS */
|
|
gpioSetPullup (&IOCON_PIO3_0, gpioPullupMode_Inactive);
|
|
|
|
// Wait 20ms for card detect to stabilise
|
|
systickDelay(20);
|
|
|
|
if (Stat & STA_NODISK) return Stat; /* No card in the socket */
|
|
|
|
power_on(); /* Force socket power on */
|
|
FCLK_SLOW();
|
|
for (n = 100; n; n--) rcvr_spi(); /* 80 dummy clocks */
|
|
|
|
ty = 0;
|
|
if (send_cmd(CMD0, 0) == 1) { /* Enter Idle state */
|
|
Timer1 = 100; /* Initialization timeout of 1000 msec */
|
|
if (send_cmd(CMD8, 0x1AA) == 1) { /* SDHC */
|
|
for (n = 0; n < 4; n++) ocr[n] = rcvr_spi(); /* Get trailing return value of R7 resp */
|
|
if (ocr[2] == 0x01 && ocr[3] == 0xAA) { /* The card can work at vdd range of 2.7-3.6V */
|
|
while (Timer1 && send_cmd(ACMD41, 1UL << 30)); /* Wait for leaving idle state (ACMD41 with HCS bit) */
|
|
if (Timer1 && send_cmd(CMD58, 0) == 0) { /* Check CCS bit in the OCR */
|
|
for (n = 0; n < 4; n++) ocr[n] = rcvr_spi();
|
|
ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2; /* SDv2 */
|
|
}
|
|
}
|
|
} else { /* SDSC or MMC */
|
|
if (send_cmd(ACMD41, 0) <= 1) {
|
|
ty = CT_SD1; cmd = ACMD41; /* SDv1 */
|
|
} else {
|
|
ty = CT_MMC; cmd = CMD1; /* MMCv3 */
|
|
}
|
|
while (Timer1 && send_cmd(cmd, 0)); /* Wait for leaving idle state */
|
|
if (!Timer1 || send_cmd(CMD16, 512) != 0) /* Set R/W block length to 512 */
|
|
ty = 0;
|
|
}
|
|
}
|
|
CardType = ty;
|
|
mmc_deselect();
|
|
|
|
if (ty) { /* Initialization succeded */
|
|
Stat &= ~STA_NOINIT; /* Clear STA_NOINIT */
|
|
FCLK_FAST();
|
|
} else { /* Initialization failed */
|
|
power_off();
|
|
}
|
|
|
|
return Stat;
|
|
}
|
|
|
|
|
|
|
|
/*-----------------------------------------------------------------------*/
|
|
/* Get Disk Status */
|
|
/*-----------------------------------------------------------------------*/
|
|
|
|
DSTATUS mmc_status ()
|
|
{
|
|
return Stat;
|
|
}
|
|
|
|
|
|
|
|
/*-----------------------------------------------------------------------*/
|
|
/* Read Sector(s) */
|
|
/*-----------------------------------------------------------------------*/
|
|
|
|
DRESULT mmc_read (
|
|
BYTE *buff, /* Pointer to the data buffer to store read data */
|
|
DWORD sector, /* Start sector number (LBA) */
|
|
BYTE count /* Sector count (1..255) */
|
|
)
|
|
{
|
|
if (!count) return RES_PARERR;
|
|
if (Stat & STA_NOINIT) return RES_NOTRDY;
|
|
|
|
if (!(CardType & CT_BLOCK)) sector *= 512; /* Convert to byte address if needed */
|
|
|
|
if (count == 1) { /* Single block read */
|
|
if ((send_cmd(CMD17, sector) == 0) /* READ_SINGLE_BLOCK */
|
|
&& rcvr_datablock(buff, 512))
|
|
count = 0;
|
|
}
|
|
else { /* Multiple block read */
|
|
if (send_cmd(CMD18, sector) == 0) { /* READ_MULTIPLE_BLOCK */
|
|
do {
|
|
if (!rcvr_datablock(buff, 512)) break;
|
|
buff += 512;
|
|
} while (--count);
|
|
send_cmd(CMD12, 0); /* STOP_TRANSMISSION */
|
|
}
|
|
}
|
|
mmc_deselect();
|
|
|
|
return count ? RES_ERROR : RES_OK;
|
|
}
|
|
|
|
|
|
|
|
/*-----------------------------------------------------------------------*/
|
|
/* Write Sector(s) */
|
|
/*-----------------------------------------------------------------------*/
|
|
|
|
#if _READONLY == 0
|
|
DRESULT mmc_write (
|
|
const BYTE *buff, /* Pointer to the data to be written */
|
|
DWORD sector, /* Start sector number (LBA) */
|
|
BYTE count /* Sector count (1..255) */
|
|
)
|
|
{
|
|
if (!count) return RES_PARERR;
|
|
if (Stat & STA_NOINIT) return RES_NOTRDY;
|
|
if (Stat & STA_PROTECT) return RES_WRPRT;
|
|
|
|
if (!(CardType & CT_BLOCK)) sector *= 512; /* Convert to byte address if needed */
|
|
|
|
if (count == 1) { /* Single block write */
|
|
if ((send_cmd(CMD24, sector) == 0) /* WRITE_BLOCK */
|
|
&& xmit_datablock(buff, 0xFE))
|
|
count = 0;
|
|
}
|
|
else { /* Multiple block write */
|
|
if (CardType & CT_SDC) send_cmd(ACMD23, count);
|
|
if (send_cmd(CMD25, sector) == 0) { /* WRITE_MULTIPLE_BLOCK */
|
|
do {
|
|
if (!xmit_datablock(buff, 0xFC)) break;
|
|
buff += 512;
|
|
} while (--count);
|
|
if (!xmit_datablock(0, 0xFD)) /* STOP_TRAN token */
|
|
count = 1;
|
|
}
|
|
}
|
|
mmc_deselect();
|
|
|
|
return count ? RES_ERROR : RES_OK;
|
|
}
|
|
#endif /* _READONLY == 0 */
|
|
|
|
|
|
|
|
/*-----------------------------------------------------------------------*/
|
|
/* Miscellaneous Functions */
|
|
/*-----------------------------------------------------------------------*/
|
|
|
|
#if _USE_IOCTL != 0
|
|
DRESULT mmc_ioctl (
|
|
BYTE ctrl, /* Control code */
|
|
void *buff /* Buffer to send/receive control data */
|
|
)
|
|
{
|
|
DRESULT res;
|
|
BYTE n, csd[16], *ptr = buff;
|
|
WORD csize;
|
|
|
|
res = RES_ERROR;
|
|
|
|
if (ctrl == CTRL_POWER) {
|
|
switch (*ptr) {
|
|
case 0: /* Sub control code == 0 (POWER_OFF) */
|
|
if (chk_power())
|
|
power_off(); /* Power off */
|
|
res = RES_OK;
|
|
break;
|
|
case 1: /* Sub control code == 1 (POWER_ON) */
|
|
power_on(); /* Power on */
|
|
res = RES_OK;
|
|
break;
|
|
case 2: /* Sub control code == 2 (POWER_GET) */
|
|
*(ptr+1) = (BYTE)chk_power();
|
|
res = RES_OK;
|
|
break;
|
|
default :
|
|
res = RES_PARERR;
|
|
}
|
|
}
|
|
else {
|
|
if (Stat & STA_NOINIT) return RES_NOTRDY;
|
|
|
|
switch (ctrl) {
|
|
case CTRL_SYNC : /* Make sure that no pending write process. Do not remove this or written sector might not left updated. */
|
|
if (mmc_select()) {
|
|
res = RES_OK;
|
|
mmc_deselect();
|
|
}
|
|
break;
|
|
|
|
case GET_SECTOR_COUNT : /* Get number of sectors on the disk (DWORD) */
|
|
if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
|
|
if ((csd[0] >> 6) == 1) { /* SDC ver 2.00 */
|
|
csize = csd[9] + ((WORD)csd[8] << 8) + 1;
|
|
*(DWORD*)buff = (DWORD)csize << 10;
|
|
} else { /* SDC ver 1.XX or MMC*/
|
|
n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
|
|
csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
|
|
*(DWORD*)buff = (DWORD)csize << (n - 9);
|
|
}
|
|
res = RES_OK;
|
|
}
|
|
break;
|
|
|
|
case GET_SECTOR_SIZE : /* Get R/W sector size (WORD) */
|
|
*(WORD*)buff = 512;
|
|
res = RES_OK;
|
|
break;
|
|
|
|
case GET_BLOCK_SIZE : /* Get erase block size in unit of sector (DWORD) */
|
|
if (CardType & CT_SD2) { /* SDC ver 2.00 */
|
|
if (send_cmd(ACMD13, 0) == 0) { /* Read SD status */
|
|
rcvr_spi();
|
|
if (rcvr_datablock(csd, 16)) { /* Read partial block */
|
|
for (n = 64 - 16; n; n--) rcvr_spi(); /* Purge trailing data */
|
|
*(DWORD*)buff = 16UL << (csd[10] >> 4);
|
|
res = RES_OK;
|
|
}
|
|
}
|
|
} else { /* SDC ver 1.XX or MMC */
|
|
if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) { /* Read CSD */
|
|
if (CardType & CT_SD1) { /* SDC ver 1.XX */
|
|
*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
|
|
} else { /* MMC */
|
|
*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
|
|
}
|
|
res = RES_OK;
|
|
}
|
|
}
|
|
break;
|
|
|
|
case MMC_GET_TYPE : /* Get card type flags (1 byte) */
|
|
*ptr = CardType;
|
|
res = RES_OK;
|
|
break;
|
|
|
|
case MMC_GET_CSD : /* Receive CSD as a data block (16 bytes) */
|
|
if (send_cmd(CMD9, 0) == 0 /* READ_CSD */
|
|
&& rcvr_datablock(ptr, 16))
|
|
res = RES_OK;
|
|
break;
|
|
|
|
case MMC_GET_CID : /* Receive CID as a data block (16 bytes) */
|
|
if (send_cmd(CMD10, 0) == 0 /* READ_CID */
|
|
&& rcvr_datablock(ptr, 16))
|
|
res = RES_OK;
|
|
break;
|
|
|
|
case MMC_GET_OCR : /* Receive OCR as an R3 resp (4 bytes) */
|
|
if (send_cmd(CMD58, 0) == 0) { /* READ_OCR */
|
|
for (n = 4; n; n--) *ptr++ = rcvr_spi();
|
|
res = RES_OK;
|
|
}
|
|
break;
|
|
|
|
case MMC_GET_SDSTAT : /* Receive SD statsu as a data block (64 bytes) */
|
|
if (send_cmd(ACMD13, 0) == 0) { /* SD_STATUS */
|
|
rcvr_spi();
|
|
if (rcvr_datablock(ptr, 64))
|
|
res = RES_OK;
|
|
}
|
|
break;
|
|
|
|
default:
|
|
res = RES_PARERR;
|
|
}
|
|
|
|
mmc_deselect();
|
|
}
|
|
|
|
return res;
|
|
}
|
|
#endif /* _USE_IOCTL != 0 */
|
|
|
|
|
|
/*-----------------------------------------------------------------------*/
|
|
/* Device Timer Interrupt Procedure (Platform dependent) */
|
|
/*-----------------------------------------------------------------------*/
|
|
/* This function must be called in period of 10ms */
|
|
/* Called from SysTick_Handler in systick.c */
|
|
|
|
void disk_timerproc (void)
|
|
{
|
|
// static BYTE pv;
|
|
BYTE n;
|
|
// BYTE s;
|
|
|
|
n = Timer1; /* 100Hz decrement timer */
|
|
if (n) Timer1 = --n;
|
|
n = Timer2;
|
|
if (n) Timer2 = --n;
|
|
|
|
/* we don't have a card dectect pin
|
|
n = pv;
|
|
pv = 0;
|
|
// Sample card detect pin
|
|
pv = gpioGetValue(CFG_SDCARD_CDPORT, CFG_SDCARD_CDPIN);
|
|
|
|
// Have contacts stabled?
|
|
if (n == pv)
|
|
{
|
|
s = Stat;
|
|
|
|
// write protect NOT supported
|
|
|
|
// check card detect
|
|
if (!pv) // (Socket empty)
|
|
s |= (STA_NODISK | STA_NOINIT);
|
|
else // (Card inserted)
|
|
s &= ~STA_NODISK;
|
|
|
|
Stat = s;
|
|
}
|
|
*/
|
|
}
|
|
|
|
|